Constant Folding Optimization
Hardware synthesizers aggressively prune logic that evaluates to constant values to save area and power.
The circuit under analysis contains a 4-bit input bus A, an 8-bit input bus B, and an output Y. The RTL defines the output as Y = (A & 4'b0000) + B + 8'h00.
Analyze the expression and determine the final synthesized netlist structure after optimization.
Constraints
- Assume standard logic synthesis optimization flow.
- Assume standard unsigned binary arithmetic.
- Input
Ais zero-extended if required by the addition logic before optimization.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.