Debug 8:1 MUX Function Generator
An 8:1 multiplexer acts as a universal logic gate to implement a 3-input majority voter circuit. The circuit outputs 1 when two or more of its inputs A, B, and C are 1.
Expected behavior:
| A | B | C | Y | |-----|-----|-----|-----| | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | 0 | | 0 | 1 | 0 | 0 | | 0 | 1 | 1 | 1 | | 1 | 0 | 0 | 0 | | 1 | 0 | 1 | 1 | | 1 | 1 | 0 | 1 | | 1 | 1 | 1 | 1 |
Simulation shows Y = 0 for input combination A=1, B=0, C=1. The output is incorrect for this specific test case while all other combinations pass. Inspect the circuit and correct the fault.
Constraints
- Do not replace the multiplexer component.
- Only modify the logic level connections feeding into the multiplexer data ports.
- The select lines mapping
A,B, andCmust remain unchanged.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.