Four-Variable K-Map: Missed Wrapping Group
Logic synthesis tools rely on perfectly minimized Boolean equations to optimize standard cell area and power consumption.
Expected behavior:
| A | B | C | D | Y | |-----|-----|-----|-----|-----| | 0 | 0 | 0 | 0 | 1 | | 0 | 0 | 0 | 1 | 1 | | 0 | 0 | 1 | 0 | 0 | | 0 | 0 | 1 | 1 | 0 | | 0 | 1 | 0 | 0 | 0 | | 0 | 1 | 0 | 1 | 1 | | 0 | 1 | 1 | 0 | 0 | | 0 | 1 | 1 | 1 | 1 | | 1 | 0 | 0 | 0 | 1 | | 1 | 0 | 0 | 1 | 1 | | 1 | 0 | 1 | 0 | 0 | | 1 | 0 | 1 | 1 | 1 | | 1 | 1 | 0 | 0 | 0 | | 1 | 1 | 0 | 1 | 1 | | 1 | 1 | 1 | 0 | 0 | | 1 | 1 | 1 | 1 | 1 |
The functional simulation passes all 16 input combinations. However, the post-synthesis automated design rule check fails with ERR_AREA_EXCEEDED: Product term count = 4, Maximum allowed = 3. The circuit implements a valid Sum of Products (SOP) expression but fails to achieve the minimal gate count. Inspect the circuit and correct the fault.
Constraints
- The final SOP expression must use exactly 3 product terms (AND gates) feeding into the final OR gate.
- Do not alter the input or output port definitions.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.