CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Arithmetic

Generate and Propagate Logic

MediumLogic CircuitBuild

High-speed adders eliminate linear delay scaling by determining carry conditions in parallel across multiple bits. The block generate and propagate signals form the backbone of carry-lookahead architectures.

Compute the 4-bit group generate (G_group) and group propagate (P_group) signals for two 4-bit inputs A and B. The output P_group asserts if a carry-in to the block would propagate completely through to the carry-out. The output G_group asserts if the block itself generates a carry-out internally, regardless of any carry-in.

Individual bit conditions are defined as: G_i = A_i AND B_i P_i = A_i XOR B_i

Group conditions for the 4-bit block: P_group = P_3 AND P_2 AND P_1 AND P_0 G_group = G_3 OR (P_3 AND G_2) OR (P_3 AND P_2 AND G_1) OR (P_3 AND P_2 AND P_1 AND G_0)

Constraints

  • Implement using combinational logic only.
  • Do not compute or output any sum bits.
  • Do not use high-level addition operators.

Topics

combinationalarithmeticcarry-lookahead

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • Half Adder Using Only XOR and ANDEasy
  • Floating Point Exception FlagsMedium
  • 1-Bit ALU SliceMedium
  • 4-bit Carry Lookahead BlockHard
  • BCD Adder Correction BlockMedium
  • IEEE 754 Mantissa Alignment ShifterHard
  • Four-Bit Bus AdderEasy
  • Debugging Twos Complement OverflowMedium

Browse all problems · Learning tracks