CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Combinational Logic

Three-Variable K-Map with a Left-Right Edge Wrapping Group

EasyLogic CircuitAnalyze

Logic synthesis tools rely on logical adjacency to minimize gate counts and reduce propagation delay in silicon.

The Karnaugh map provided displays a three-variable Boolean function Y using input A for rows and BC for columns. Minterms are present at locations 000, 010, and 011. All other cells contain zeros.

Identify the optimal groupings to produce the minimal Sum-of-Products expression for Y. Determine how column adjacency across the map boundaries affects the literal count of the final expression.

Constraints

  • Standard Gray code ordering applies to the columns: 00, 01, 11, 10.
  • The final expression must be in minimal Sum-of-Products form.
  • Variables must be written in alphabetical order within each term.

Topics

Boolean AlgebraLogic MinimizationK-MapSum-of-Products

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • Binary to HexEasy
  • 1-to-4 Demultiplexer from AND and NOT GatesEasy
  • 2-to-4 Line Decoder with Active-High EnableEasy
  • Hex Nibble to BinaryEasy
  • Odd Parity Bit Generator for 3-bit DataEasy
  • Full Adder from Half AddersEasy
  • Modulo ArithmeticMedium
  • Two's Complement: Encode a Negative DecimalEasy

Browse all problems · Learning tracks