Determine Whether a Dynamic Hazard Is Possible in a Given Circuit
Glitches in combinatorial logic can cause catastrophic false triggers in asynchronous downstream circuits.
The schematic shows two different implementations of the same Boolean function F(A, B, C, D). Circuit 1 is a standard two-level sum-of-products AND-OR network. Circuit 2 is a three-level factored implementation of the exact same function designed to share logic gates. The input A transitions from 0 to 1 while inputs B, C, and D are held constant at values that sensitize multiple paths from A to F.
Analyze the timing paths in both structures. Determine which circuit is susceptible to a dynamic hazard and identify the specific structural conditions required for it to occur.
Constraints
- Assume all logic gates have a non-zero, finite propagation delay.
- Wire delays are negligible compared to gate delays.
- The function
Fis identical logically for both circuits.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.