Extract Expression from a Two-Level NAND-NAND Circuit
CMOS logic libraries heavily favor NAND gates due to their superior mobility and smaller area compared to NOR or complex gates.
The schematic displays a two-level logic circuit driven entirely by two-input NAND gates. The first stage contains two NAND gates: one driven by inputs A and B, and the other by inputs C and D. The outputs of this first stage feed into a final two-input NAND gate to produce the output Y.
Determine the unsimplified Boolean expression at Y. Apply De Morgan's laws to identify the equivalent AND-OR structure.
Constraints
- Boolean expressions must be evaluated strictly according to standard De Morgan principles.
- Final structural equivalents must omit double negations.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.