Modulo Arithmetic
Hardware synthesizers map the modulo operator differently depending on the constant operand. The design below contains an 8-bit unsigned input A and two 8-bit outputs Y and Z.
The outputs are driven by the following continuous assignments: assign Y = A % 8; assign Z = A % 10;
Analyze the synthesized hardware for both expressions and evaluate their impact on timing closure. Determine the logic depth and gate-level implementation differences between the two mathematical operations.
Constraints
- Input
Ais an 8-bit unsigned wire. - The design is synthesized targeting a standard ASIC cell library.
- No multi-cycle paths or sequential logic are defined.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.