SystemVerilog Priority Case
Synthesis tools map high-level SystemVerilog constructs into hardware gates based strictly on the implied logic priority.
The provided Yosys netlist snippet shows the synthesized output of a priority case statement evaluating a 4-bit input sel. The netlist contains a cascaded chain of multiplexers driving the output Y. Multiple case items in the code overlap, meaning more than one condition can be true at the same time.
Analyze the multiplexer routing and identify the equivalent behavioral structure. Determine how overlapping case items are resolved in hardware and what this implies for the synthesized logic area and timing.
Constraints
- Assume standard combinational synthesis without optimizations that collapse constant inputs.
- The target architecture uses standard cell multiplexers and logic gates.
- The
selsignal is fully driven and contains no X or Z states.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.