Implement XOR Using a Single 4:1 MUX
Field-programmable gate arrays (FPGAs) rely on lookup tables to implement arbitrary combinational logic in hardware. A multiplexer functions as a physical lookup table when its select lines are driven by variable inputs and its data lines are tied to constant logic values.
Implement a 2-input XOR function using exactly one 4:1 multiplexer. Route the input signals A and B directly to the select lines of the multiplexer to resolve the following truth table:
| A | B | Y | |-----|-----|-----| | 0 | 0 | 0 | | 0 | 1 | 1 | | 1 | 0 | 1 | | 1 | 1 | 0 |
Constraints
- Use exactly one 4:1 multiplexer.
- Connect inputs
AandBexclusively to the select lines of the multiplexer. - Tie all multiplexer data inputs strictly to constant 0 or 1 values.
- Do not use any logic gates.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.