CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Combinational Logic

The Forgotten Default State

EasyLogic CircuitDebug

Unmapped states in finite state machines cause unpredictable behavior during power-up or radiation events. A 3-bit next-state logic block uses 5 valid states and must route the remaining 3 unused states to a safe reset state.

Expected behavior:

| S2 | S1 | S0 | N2 | N1 | N0 | |---|---|---|---|---|---| | 0 | 0 | 0 | 0 | 0 | 1 | | 0 | 0 | 1 | 0 | 1 | 0 | | 0 | 1 | 0 | 0 | 1 | 1 | | 0 | 1 | 1 | 1 | 0 | 0 | | 1 | 0 | 0 | 0 | 0 | 0 | | 1 | 0 | 1 | 0 | 0 | 0 | | 1 | 1 | 0 | 0 | 0 | 0 | | 1 | 1 | 1 | 0 | 0 | 0 |

Simulation shows N2 = 1, N1 = 0, N0 = 0 for input state S2 = 1, S1 = 1, S0 = 1. The unmapped state fails to transition to the reset state 000. Inspect the circuit and correct the fault.

Constraints

  • Do not add new input or output pins.
  • Ensure all 3 unused states strictly transition to 000.

Topics

Fault ToleranceFinite State MachineNext State Logic

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • Binary to HexEasy
  • 1-to-4 Demultiplexer from AND and NOT GatesEasy
  • 2-to-4 Line Decoder with Active-High EnableEasy
  • Hex Nibble to BinaryEasy
  • Odd Parity Bit Generator for 3-bit DataEasy
  • Full Adder from Half AddersEasy
  • Modulo ArithmeticMedium
  • Two's Complement: Encode a Negative DecimalEasy

Browse all problems · Learning tracks