Ripple Down-Counter Waveform Trace
A 4-bit ripple down-counter is constructed from four T flip-flops where Q0 toggles on every positive edge of CLK, and each subsequent stage toggles on the positive edge (LOW-to-HIGH transition) of the previous stage's output.
Five signals are shown: CLK (clock, period 2), and four outputs Q0, Q1, Q2, and Q3 (initially all 1, representing the decimal value 15).
Trace Q0, Q1, Q2, and Q3 across all 32 time steps to reveal the full down-count sequence and the final rollover back to 15.
Constraints
- Each flip-flop is positive-edge-triggered.
- A stage only changes state when its specific trigger condition is met.
- All initial output values are 1 at time step 0.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.