CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

SR NOR Latch: Basic Construction

EasyLogic CircuitBuild

Static memory cells and basic state-holding elements rely on feedback loops to retain data. The fundamental building block of these memory structures is a bistable multivibrator that stores a single bit of state and responds to explicit set and reset commands.

The circuit receives a Set (S) and Reset (R) signal and produces a state output (Q) and its complement (Qn). When both inputs are low, the circuit must hold its previous state. Driving both inputs high forces both outputs low.

| S | R | Q (next) | Qn (next) | |-----|-----|------------|-------------| | 0 | 0 | Latch | Latch | | 0 | 1 | 0 | 1 | | 1 | 0 | 1 | 0 | | 1 | 1 | 0 | 0 |

Constraints

  • Use exactly two NOR gates.
  • Implement cross-coupled feedback directly from the outputs to the inputs.
  • Do not use any sequential primitive blocks like D-flip-flops or predefined latches.

Topics

MemoryLatchesSequential Logic

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks