CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

SR NOR Latch: Normal Operation Waveform Trace

EasyLogic CircuitTiming Diagram

An active-high SR NOR latch drives Q HIGH when S is 1, drives Q LOW when R is 1, and holds its previous state when both inputs are 0. Four signals are shown: S (Set input), R (Reset input), Q (primary output, initially 0) and Q_bar (complementary output, initially 1). Trace Q and Q_bar across all 10 time steps.

Constraints

  • S and R are never HIGH at the same time during this capture.
  • The outputs Q and Q_bar must act as logical complements under normal operating conditions.

Topics

LatchesSequential LogicWaveform

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks