SR NOR Latch: Race Condition on Simultaneous Forbidden-State Release
An SR NOR latch holds its state when both inputs are LOW, but driving both inputs HIGH simultaneously forces both internal outputs LOW and creates a race condition upon release. Three signals are shown: S (set input), R (reset input), and Q (output). Trace Q across all 8 time steps, using "X" to denote any time step where the output state is indeterminate.
Constraints
- Output
Qis 0 whenS=0 andR=1. - Output
Qis 1 whenS=1 andR=0. - Output
Qremains unchanged whenS=0 andR=0, unless recovering from a race condition. - Output
Qis 0 whenS=1 andR=1.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.