Synchronous Rising Edge Detector

Protocol logic often reacts to an edge, not a level: a chip select going active, a start bit arriving. An edge detector turns a level change into a one-cycle pulse.

This module monitors a continuous input signal and generates a single-cycle active-high pulse exactly when the input transitions from low to high. If the input remains high for multiple cycles, the output remains low after the initial pulse.

Timing and Reset Rules:

• Clock edge: posedge clk
• Reset type: asynchronous, active-low (rst_n)
• Output on reset: pulse evaluates to 0
• The pulse output must be combinational, evaluating to 1 in the exact same cycle that din is high but was low in the previous cycle.

Worked Trace:
Cycle 1: rst_n=0 → internal state=0, pulse=0
Cycle 2: rst_n=1, din=0 → internal state=0, pulse=0
Cycle 3: din=1 → internal state=0, pulse=1
Cycle 4: din=1 → internal state=1, pulse=0
Cycle 5: din=0 → internal state=1, pulse=0
Cycle 6: din=0 → internal state=0, pulse=0
Cycle 7: din=1 → internal state=0, pulse=1

Port Table:

• Clock edge is posedge clk.
• Reset is asynchronous, active-low (negedge rst_n).
• The pulse output must be combinational, asserting in the exact same cycle that din transitions to 1.
• Do not use din in the sensitivity list of any always block.
• On reset, the internal state must be cleared to 0.