Verify T-to-JK Conversion: Trace Feedback Path

HardLogic CircuitTiming Diagram

A positive-edge-triggered T flip-flop is converted into a JK flip-flop by driving its toggle input with the combinational logic T = J·~Q + K·Q.

Five signals are shown: CLK (clock, period 2), J (input), K (input), T (combinational feedback), and Q (flip-flop output, initially 0).

Trace the internal signal T and the final output Q across all 12 time steps.

Constraints

Q captures the value of T exactly on the LOW-to-HIGH transition of CLK.
T is a combinational signal and updates immediately in the same time step whenever J, K, or Q changes.

Combinational LogicSequential LogicLatches and Flip-Flops

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.