CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

Counter: Adding Minimal Lockup Correction Gate

HardLogic CircuitBuild

State machines in safety-critical systems must never remain trapped in unused states. When an existing mod-7 counter locks up at the invalid state 111, adding a targeted correction gate is far safer than rewriting all excitation equations.

The current next-state logic for the most significant bit is D2_current = Q2 AND Q1. This creates a self-loop at state 7 (Q2=1, Q1=1, Q0=1). Modify the logic to produce D2_corrected, ensuring the counter breaks out of state 7 while preserving the valid transition for state 6 (Q2=1, Q1=1, Q0=0).

| Q2 | Q1 | Q0 | D2_corrected | |------|------|------|----------------| | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | 0 | | 0 | 1 | 0 | 0 | | 0 | 1 | 1 | 0 | | 1 | 0 | 0 | 0 | | 1 | 0 | 1 | 0 | | 1 | 1 | 0 | 1 | | 1 | 1 | 1 | 0 |

Constraints

  • Implement only the combinational logic for D2_corrected.
  • Do not use sequential elements.
  • Use the minimum number of basic logic gates.

Topics

sequential-logiccounterslockup-correction

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks