T Flip-Flop: Toggle and Hold Waveform Trace
A positive-edge-triggered T flip-flop toggles its output when T is HIGH at the rising edge of the clock and holds its value when T is LOW. Three signals are shown: CLK (clock, period 2), T (input), and Q (output, initially 0). Trace Q across all 12 time steps.
Constraints
- The output
Qonly updates on the LOW-to-HIGH transition ofCLK. - Changes to the input
Tbetween clock edges do not alter the output state.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.