Universal JK Flip-Flop Configuration
Configurable logic blocks in FPGAs rely on universal sequential elements that can adapt to different storage requirements. A single JK flip-flop acts as this universal base, capable of emulating D, T, and SR behaviors through specific input routing.
Construct a multi-mode sequential circuit using a single JK flip-flop. The 2-bit control signal mode_1 and mode_0 determines the active behavior by routing the appropriate external inputs D, T, S, or R to the flip-flop's internal J and K terminals. Output the flip-flop's state as Q.
| mode_1 | mode_0 | Active Mode | J Input | K Input | |----------|----------|-------------|-----------|-----------| | 0 | 0 | D Flip-Flop | D | ~D | | 0 | 1 | T Flip-Flop | T | T | | 1 | 0 | SR Latch/FF | S | R | | 1 | 1 | Hold State | 0 | 0 |
Note: In SR mode (mode_1 = 1, mode_0 = 0), the condition where S = 1 and R = 1 is forbidden and will not occur during testing.
Constraints
- Use exactly one JK flip-flop.
- Derive the
JandKinputs using only basic combinational logic gates or multiplexers. - Do not instantiate any other flip-flops or latches.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.