CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

4-Bit Ring Counter: Full Sequence Trace

EasyLogic CircuitTiming Diagram

A 4-bit ring counter circulates a single active HIGH bit through a shift register on every positive edge of the clock when enabled. Six signals are shown: CLK (clock, period 2), EN (active-high enable), and four outputs Q3, Q2, Q1, and Q0. The counter is pre-loaded with the state 1000 (where Q3 is 1 and all other bits are 0) prior to time step 0. Trace all four output signals across 10 time steps to demonstrate the N=4 period and the sequence rollover.

Constraints

  • The period of an N-bit ring counter is exactly N clock cycles.
  • Only one flip-flop holds a 1 at any given time during standard operation.

Topics

shift-registerring-countersequential-logiccounters

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks