8-Bit Ring Counter: Period and State Verification
An 8-bit positive-edge-triggered ring counter shifts a single HIGH bit one position to the right on every LOW-to-HIGH transition of CLK, wrapping the final bit back to the first position. Nine signals are shown: CLK (clock, period 2) and eight output signals Q0 through Q7. The initial state at time step 0 is Q0 = 1 and all other outputs = 0. Trace Q0 through Q7 across all 16 time steps to verify the 8-cycle period and the one-hot state property.
Constraints
- State transitions occur strictly on the LOW-to-HIGH edges of
CLK. - The circuit maintains a strict one-hot encoding where exactly one output is HIGH at any given time step.
- The state must be held constant during the HIGH-to-LOW transitions of
CLK.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.