DFF: Edge-Triggered Capture vs. Level-Sensitive Transparency
A positive-edge-triggered D flip-flop captures the value of D at every LOW-to-HIGH transition of CLK and holds it until the next rising edge. Three signals are shown: CLK (clock, period 8), D (input) and Q (output, initially 0). Trace Q across all 24 time steps.
Constraints
Qonly updates on the positive edge ofCLK.- Transitions of
DwhileCLKis HIGH, LOW, or falling do not affectQ.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.