DFF: Mid-Cycle Input Change
A positive-edge-triggered D flip-flop captures the value of D at every LOW-to-HIGH transition of CLK and holds it until the next rising edge.
Three signals are shown: CLK (clock, period 4), D (input) and Q (output, initially 0).
Trace Q across all 12 time steps.
Constraints
Qonly updates exactly at the LOW-to-HIGH transition ofCLK.- Changes to
DwhileCLKis stable HIGH or stable LOW do not affectQ.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.