JK Flip-Flop: Self-Feedback Sequence Generator
A positive-edge-triggered JK flip-flop has its inverted output Q_bar wired directly to input J and its non-inverted output Q wired directly to input K. Two signals are shown: CLK (clock, period 2) and Q (output, initially 0). Trace Q across all 16 time steps to reveal its frequency-division behavior.
Constraints
- The flip-flop state updates only on the LOW-to-HIGH transition of
CLK. - The implicit inputs
JandKare evaluated based on the state ofQimmediately preceding the clock edge. - Propagation delay is assumed to be zero for the purpose of logical evaluation.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.