Naive AND Gate Clock Gating Glitch

EasyLogic CircuitTiming Diagram

A naive clock gating circuit uses a combinational AND gate to produce GATED_CLK from CLK and EN, which can cause dangerous runt pulses if EN transitions while CLK is HIGH. Three signals are shown: CLK (clock, period 2), EN (input) and GATED_CLK (output). Trace GATED_CLK across all 12 time steps.

Constraints

GATED_CLK is the strict boolean AND of CLK and EN at every discrete time step.
Combinational logic has no memory. The output updates immediately when any input changes.

Topics

Logic GatesSynchronizationClockingGlitch

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Naive AND Gate Clock Gating Glitch

EasyLogic CircuitTiming Diagram

Constraints

GATED_CLK is the strict boolean AND of CLK and EN at every discrete time step.
Combinational logic has no memory. The output updates immediately when any input changes.

Topics

Logic GatesSynchronizationClockingGlitch

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Naive AND Gate Clock Gating Glitch

Constraints

Topics

Solve this problem

Related problems

Naive AND Gate Clock Gating Glitch

Constraints

Topics

Solve this problem

Related problems