Positive Edge-Triggered DFF: Master-Slave Construction
Synchronous digital systems rely on edge-triggered state elements to prevent race conditions during clock cycles. The master-slave configuration forms the foundation of modern flip-flop design by cascading two level-sensitive latches with complementary enable signals.
Construct a positive edge-triggered D flip-flop. The output Q must capture the value of input D exactly at the rising edge of CLK and hold that value steady during the remainder of the clock cycle.
| CLK | D | Q (next) | |-------|-----|------------| | 0 | X | Q | | 1 | X | Q | | ↓ | X | Q | | ↑ | 0 | 0 | | ↑ | 1 | 1 |
Constraints
- Implement the circuit using exactly two D latches and one NOT gate.
- Do not use any built-in edge-triggered flip-flop components.
- The final circuit must trigger on the positive edge of
CLK.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.