Register File Write Enable Glitches
High-speed register files require precise synchronization between control signals and address lines to prevent data corruption. The timing sequence provided shows an asynchronous write operation to a 4-register file. The write enable signal WE is active high. The 2-bit address bus ADDR[1:0] transitions from 00 to 11. Due to unequal routing lengths, ADDR[0] transitions 2 nanoseconds faster than ADDR[1]. The system asserts WE throughout the entire address transition window.
Analyze the timing sequence and identify the transient address states. Determine which unintended registers are overwritten and evaluate the architectural constraints required to fix the glitch.
Constraints
- The register file is composed of transparent latches or asynchronous write cells.
ADDR[1]is the most significant bit andADDR[0]is the least significant bit.WEis asserted continuously across the transition window.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.