Ring Counter: 8-Bit for 8-Phase Clock Generation
Time-division multiplexers and motor control systems rely on multi-phase clocks to sequence operations. An 8-phase ring counter generates eight non-overlapping channel outputs directly. This avoids the area penalty of pairing a binary counter with a combinational decoder.
The circuit is an 8-bit shift register with its final output fed back to its first input. Exactly one bit of the 8-bit output bus Q remains HIGH at any given clock cycle.
When rst is 1, the bus Q must initialize to 10000000 in binary. When rst is 0, each rising clock edge shifts the active bit: Q[7] routes to Q[0], Q[0] routes to Q[1], and so forth.
| rst | Q (binary) | Q (decimal) | |-------|--------------|---------------| | 1 | 10000000 | 128 | | 0 | 00000001 | 1 | | 0 | 00000010 | 2 | | 0 | 00000100 | 4 | | 0 | 00001000 | 8 |
Constraints
- Implement an 8-stage shift register using D flip-flops.
- Route the output of the final stage
Q[7]back to the input of the first stageD[0]. - Initialize the register state to binary
10000000synchronously whenrstis HIGH. - Ensure exactly one output bit is HIGH during normal operation.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.