Ring Counter: 4-Phase Non-Overlapping Waveform
A positive-edge-triggered 4-bit ring counter circulates a single HIGH bit through its sequential flip-flops on every LOW-to-HIGH transition of the clock.
Five signals are shown: CLK (clock, period 2), Q0 (output, initially 1), Q1 (output, initially 0), Q2 (output, initially 0), and Q3 (output, initially 0).
Trace Q0, Q1, Q2, and Q3 across all 16 time steps to complete the non-overlapping 4-phase waveform.
Constraints
- The state shifts exactly on the rising edge of
CLK. - Only one output can be HIGH at any given time step.
- The output of the final stage
Q3feeds directly back into the first stageQ0.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.