Ring Oscillator Timing Analysis
A 3-stage ring oscillator uses a NAND gate and two inverters to generate a clock signal when enabled. Each gate in the loop has exactly one time step of propagation delay.
Three signals are shown: CLK (reference clock, period 2), EN (enable input) and OUT (oscillator output, initially 1).
Trace OUT across all 16 time steps.
Constraints
- The NAND gate computes the inverted AND of
ENandOUTwith a 1-step delay. - Each inverter computes the NOT of its input with a 1-step delay.
- The total loop delay determines the half-period of the resulting oscillation.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.