CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

SR NAND Latch: Active-Low Input Construction

EasyLogic CircuitBuild

Standard IC datasheets almost exclusively use active-low control signals for set and reset functions due to the inherent speed and area advantages of NAND logic. The cross-coupled NAND structure forms the foundational memory element for these systems.

The circuit must store a single bit of state, Q, and its complement, Q_bar. The inputs are active-low: driving S_bar low sets the state to 1, while driving R_bar low resets the state to 0. Driving both inputs low simultaneously forces both outputs high.

| S_bar | R_bar | Q | Q_bar | |---------|---------|-----|---------| | 0 | 0 | 1 | 1 | | 0 | 1 | 1 | 0 | | 1 | 0 | 0 | 1 | | 1 | 1 | Q | Q_bar |

Constraints

  • Use exactly two 2-input NAND gates.
  • Name the inputs exactly S_bar and R_bar.
  • Name the outputs exactly Q and Q_bar.
  • Do not use pre-built latch or flip-flop primitives.

Topics

NAND LogicLatchesSequential Logic

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks