Synchronous Reset: One Clock Cycle Delay Waveform

EasyLogic CircuitTiming Diagram

A positive-edge-triggered D flip-flop with a synchronous active-low reset updates its state only on the LOW-to-HIGH transition of the clock.

Three signals are shown: CLK (clock, period 2), D (data input), and RST_bar (active-low synchronous reset).

Trace the output signal Q across all 12 time steps.

Constraints

The output Q can only change its value on the rising edge of CLK.
When RST_bar is 0 during a rising clock edge, Q becomes 0 regardless of the D input.
Changes to RST_bar between clock edges have no immediate effect on Q.

resetsequential-logictiming-diagramflip-flops

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.