T Flip-Flop: Reset-Then-Toggle Interaction at Adjacent Edges
A positive-edge-triggered T flip-flop with a synchronous active-high reset clears its output to 0 if CLR is HIGH, or toggles its output if CLR is LOW and T is HIGH, at every LOW-to-HIGH transition of CLK. Four signals are shown: CLK (clock, period 2), CLR (reset input), T (toggle input), and Q (output, initially 0). Trace Q across all 10 time steps.
Constraints
- Synchronous reset takes strict priority over the toggle input at the clock edge.
- Input signal changes between clock edges do not alter the stored state.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.