CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

Basic Register File Address Decoding

EasyLogic CircuitBuild

Memory corruption occurs when address decoding is sloppy and writes bleed into adjacent memory locations. The address decoder acts as the traffic cop of any register file or memory controller: it translates a compact binary address into a one-hot write enable signal, ensuring data lands exactly where intended.

Route the global write enable signal we to exactly one of four register write enables (we0, we1, we2, we3) based on the 2-bit address addr.

| we | addr | we3 | we2 | we1 | we0 | |------|--------|-------|-------|-------|-------| | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 1 | 0 | 0 | 0 | 0 | | 0 | 2 | 0 | 0 | 0 | 0 | | 0 | 3 | 0 | 0 | 0 | 0 | | 1 | 0 | 0 | 0 | 0 | 1 | | 1 | 1 | 0 | 0 | 1 | 0 | | 1 | 2 | 0 | 1 | 0 | 0 | | 1 | 3 | 1 | 0 | 0 | 0 |

Constraints

  • Implement using combinational logic only.
  • Do not instantiate memory elements or registers.

Topics

DecoderDatapathRegister File

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks