JK Flip-Flop: Toggle Input Stable Value Governs Behavior

MediumLogic CircuitTiming Diagram

A positive-edge-triggered JK flip-flop toggles its output when both inputs are HIGH at the clock edge and holds its value when both are LOW.

Four signals are shown: CLK (clock, period 2), J (input), K (input), and Q (output, initially 0).

Trace Q across all 14 time steps.

Constraints

The output Q updates only on the LOW-to-HIGH transition of CLK.
Mid-cycle changes in J and K do not affect Q unless they persist until the next rising clock edge.

sequential-logictiming-diagramlatches-and-flip-flops

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.