CodiodeCodiode
Home
Problem Solving
Skill Tracks
My Assignments
Contests
Leaderboard
Community
Settings
Codiode/Problems/Sequential Logic

Johnson Counter: 8-State Sequence Trace

EasyLogic CircuitTiming Diagram

A 4-bit Johnson counter shifts its state on every rising edge of CLK, feeding the inverted output of the last stage (Q3_bar) into the first stage (Q0).

Six signals are shown: CLK (clock, positive-edge-triggered, period 2), Q0, Q1, Q2, Q3 (stage outputs, initially 0), and Q3_bar (inverted final stage, initially 1).

Trace Q0, Q1, Q2, Q3, and Q3_bar across all 18 time steps to complete the 8-state sequence and verify that the cycle repeats on the 9th clock edge.

Constraints

  • Output values only change on the rising edge of CLK (0 to 1 transition).
  • Q3_bar is the logical NOT of Q3 at all times.
  • The next state of Q0 is determined by the value of Q3_bar immediately before the clock edge.

Topics

Timing DiagramCountersShift Registers

Solve this problem

Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.

This problem is part of Codiode Pro. The statement above is free to read.

Sign in to solveSee what Pro unlocks

The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.

Related problems

  • 3-bit Ripple Counter from Toggle Flip-FlopsEasy
  • D Latch from a 2:1 MUXEasy
  • 2-bit Ring CounterEasy
  • T Flip-Flop from a D Flip-FlopEasy
  • Handshake Deadlock Due to Early ResetHard
  • Reconvergence of Individually Synchronized BitsHard
  • Debug: Asynchronous Clear GlitchHard
  • Clock Gate Enable Crossing DomainsHard

Browse all problems · Learning tracks