PLA Programmable AND Plane
Programmable Logic Arrays reduce gate count in complex control logic by sharing intermediate product terms across multiple outputs. The AND plane is the first stage of this architecture, responsible for generating these shared terms from raw inputs.
Implement the AND plane of a PLA to generate three specific product terms from inputs A, B, and C. The outputs must follow this exact behavior:
| A | B | C | P0 | P1 | P2 | |-----|-----|-----|------|------|------| | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | 0 | 0 | 1 | | 0 | 1 | 0 | 1 | 0 | 0 | | 0 | 1 | 1 | 0 | 0 | 1 | | 1 | 0 | 0 | 0 | 1 | 0 | | 1 | 0 | 1 | 0 | 1 | 0 | | 1 | 1 | 0 | 0 | 0 | 0 | | 1 | 1 | 1 | 0 | 0 | 0 |
Constraints
- Implement the logic using only AND gates and NOT gates.
- Do not use OR, NOR, NAND, or XOR gates.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.