Transmitter Parity Generator
Serial communication protocols require inline error checking to ensure data integrity over noisy channels. The transmitter calculates a parity bit across the data payload and appends it to the transmission word before serialization.
The circuit receives an 8-bit payload. It must compute the odd parity of this payload and output a 9-bit tx_data word. The lower 8 bits of tx_data (tx_data[7:0]) must exactly match the payload. The 9th bit (tx_data[8]) must contain the calculated odd parity bit. For odd parity, the total number of logic 1s in the 9-bit tx_data output must always be an odd number.
| payload | Number of 1s | tx_data[8] | tx_data (Binary) | |-----------|--------------|--------------|--------------------| | 00000000 | 0 (Even) | 1 | 100000000 | | 00000001 | 1 (Odd) | 0 | 000000001 | | 00000011 | 2 (Even) | 1 | 100000011 | | 11111111 | 8 (Even) | 1 | 111111111 |
Constraints
- Implement the parity calculation using a combinational XOR and XNOR tree.
- Concatenate the parity bit and payload to form the 9-bit output combinationally.
- Do not use sequential elements or clocks.
Topics
Solve this problem
Place the gates, wire them up and watch the signals settle. Every submission runs on the same simulation engine that grades it.
This problem is part of Codiode Pro. The statement above is free to read.
The circuit builder and code editor need a desktop screen. On a phone, read the problem here and open it on a laptop to solve.